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Abstract. This paper proposes a novel idea for the synthe-
sis of active filters that is based on the use of signal-flow 
graph (SFG) stamps of differential difference current con-
veyors (DDCCs). On the basis of an RLC passive network 
or a filter symbolic transfer function, an equivalent SFG is 
constructed. DDCCs’ SFGs are identified inside the con-
structed ‘active’ graph, and thus the equivalent circuit can 
be easily synthesized. We show that the DDCC and its 
‘derivatives’, i.e. differential voltage current conveyors 
and the conventional current conveyors, are the main basic 
building blocks in such design. The practicability of the 
proposed technique is showcased via three application 
examples. Spice simulations are given to show the viability 
of the proposed technique. 
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1. Introduction 
Realizing small size and low-cost ICs is an ever con-
cern of analog designers. In ICs, integrated inductors are 
expensive in both terms: size and cost. Their elimination 
and replacement by equivalent active circuits was, and 
continues to be deeply investigated. The search for system-
atic, efficient and easy synthesis technique is of actuality 
[1]. The available literature offers a wide plethora of syn-
thesis methods for the design of active networks (inductors, 
filters, oscillators, etc.), see for instance [1-5]. However, 
there still be a lack of systematic approaches for the design 
of such active circuits [1], [3].  
Graphs are an interesting candidate for such 
approaches, since they may offer direct information about 
the circuit topology, as well as an easy and efficient way to 
synthesize new circuit topologies [6-10]. Graph-based 
synthesis techniques have been already investigated; see 
for instance [8-16]. But the previously proposed ap-
proaches are quite complicated, delicate, hard to be adapted 
to handle ABBs (analog basic building blocks), and are not 
systematic. 
In the following, we deal with signal-flow graphs and 
we propose their use for analog filter synthesis. We show 
that it is possible via the use of an equivalent SFG of 
a passive filter, or a direct manipulation of a filter’s sym-
bolic transfer function, to therein identify SFGs of current 
conveyors. We also show that the differential difference 
current conveyor (DDCC) can be considered as a versatile 
basic building block in the proposed technique. As a mean 
of fact, the active circuit can be constructed using DDCCs, 
DVCCs (differential voltage current conveyors), current 
conveyors (CCs), resistors and capacitors. (DVCCs and 
CCs can be considered as particular cases of DDCCs, as it 
is shown in the following). 
It is worth mentioning that the literature offers a very 
large number of DDCC–based active filters, however for 
(almost) all the proposed papers there is no indication 
about the technique used to synthesize the proposed filters, 
see for instance [17-28]. Besides, the majority of these 
publications propose active networks encompassing float-
ing components, i.e. [17-20], [23-28]. Ditto for the DVCC–
based circuits, see for example [30-45].  
Finally, it is to be highlighted that all the circuits we 
proposed exclusively use grounded passive components, 
thus, they are suitable for integration. 
The rest of the paper is structured as follows. Section 
2 explains the SFG-based approach and considers the cases 
of associating ‘extended’ SFGs to passive RLC basic cir-
cuits and handling symbolic transfer functions of active 
filters. Section 3 highlights the proposed idea of using 
basic SFG building blocks and the identification of DDCCs 
inside the constructed graphs. Three application examples 
are considered. Section 4 presents the synthesized active 
networks and shows the viability of the proposed technique 
via Spice simulations. Finally, Section 5 summarizes the 
work and gives some concluding remarks.  
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2. SFGs Associated to Active Filters 
It was shown in [46], [47] that an inductor can be rep-
resented by a SFG in both the impedance and the admit-
tance form. An equivalent SFG can be constructed where 
the classical inductor is replaced by one capacitor and two 
resistors, as it shown in Fig. 1. In the following, these 
equivalent SFGs will be used to construct SFGs of active 
filters. 
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Fig. 1. (a): SFG of an ideal inductor (the impedance form). 
(b): SFG of an ideal inductor (the admittance form).  
(c): The equivalent SFG (the impedance form 
       (
L
sL
L ICRRsV  )( 21 )).  
(d): The equivalent SFG (the admittance form 
       (   L
sL
L VCRRsI )1(
1
21 )). 
Actually, the synthesis of an active filter can be 
performed on the basis of the use of a passive network, or 
directly by using the symbolic transfer function of a given 
filter. In the following we propose constructing SFGs and 
apply the proposed idea to both approaches. 
2.1 SFGs of Equivalent Passive Networks  
On the basis of a passive network, a signal-flow graph 
can be constructed (depending on the chosen tree and 
cotree elements). Then, the elementary SFG transmittances 
and vertices relative to the SFG of a classical inductor are 
replaced by the corresponding equivalent SFG, as intro-
duced above. The following two examples illustrate the 
technique. 
 Example #1: A serial RLC circuit. 
Let’s consider the lossy serial LC-filter shown in 
Fig. 2. The circuit encompasses an independent voltage 
source. The inductor and the resistor are chosen to be in the 
tree branches, and the capacitor is, thus, placed in the 
cotree branch. Figures 3 and 4 give the corresponding SFG 
and the modified SFG associated with this circuit, respec-
tively [47]. 
 
Fig. 2. A serial lossy LC-filter. 
 
Fig. 3. The SFG associated with the circuit presented in 
Fig. 2. 
 
Fig. 4. The modified SFG of the one presented in Fig. 3. 
 Example #2: A fourth order band-pass RLC filter. 
Let’s consider the lossy fourth order LC-filter shown 
in Fig. 5 [6]. Both inductors as well as the resistor R2 are 
chosen to be in the tree branches. The direct representation 
of this circuit using SFGs is given in Fig. 6. Figure 7 de-
picts the corresponding modified SFG obtained by replac-
ing the elementary SFG of each inductor by the equivalent 
SFG given in Fig. 1(c). A direct application of the Mason 
rule shows that both SFGs are equivalent, where 
L1 = Ra1Rb1CL1 and L2 = Ra2Rb2CL2. 
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Fig. 5. A fourth order RLC filter. 
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Fig. 6. The SFG associated with the circuit presented in Fig. 5. 
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Fig. 7. The modified SFG of the one presented in Fig. 6. 
 
2.2 SFGs Associated to the a Filter’s Symbolic 
Transfer Function  
It is also possible to construct a SFG of an active filter 
on the basis of its symbolic transfer function. Let us con-
sider the following transfer function of a voltage mode 
multifunction filter (1). More than one SFG can be con-
structed and that reproduces the same transfer functions. 
Figure 8 presents one of them. 
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Fig. 8. The SFG associated to the transfer functions given in 
(1). 
3. The Proposed Idea: BB-SFGs & 
DDCCs  
An investigation of the SFGs shown in Fig. 7 and 8 
(and others, such the ones in [46-48]), shows that these 
SFGs are mainly composed of two kinds of elementary 
SFGs. In a general representation, these elementary basic 
building SFGs (BB-SFGs) are shown in Fig. 9. 
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Fig. 9. The BB-SFGs. 
Thus, two cases are possible: the BB-SFG of 
Fig. 9(a), and the BB-SFG of Fig. 9(b). For the former, it is 
relatively possible to be realized by simple parallel con-
nections for the voltage vertex, and a direct node connec-
tion (KCL) for the case of the current vertex. However, 
things are different when realizing the BB-SFG given in 
Fig. 9(b); a signed sum has to be performed to get the value 
of the voltage vertex, and current mirrors/followers has to 
be used for the current vertex relations. 
The differential difference current conveyor is a per-
fect candidate for the realization of the BB-SFG of 
Fig. 9(b). The DDCC is a variant of current conveyors 
(CCs), it was introduced in [49], where an N-type differen-
tial difference input stage was proposed. This stage allows 
performing the difference between two Y-input voltages, 
and applies it at the-X terminal of the CC. The corre-
sponding circuit is shown in Fig. 10 (black lines). (in [36] 
  11 YYX VVV , 2YV  is grounded). Operating details of the 
differential difference input stage can be found in [23], 
[36]. Hence, it is possible to extend the number of voltage 
inputs by adding as many differential cells as necessary, as 
shown in grey color in Fig. 10. According to our experi-
ence, it is seldom necessary to have more than four input 
voltages, since it is rare to express the voltage of a cotree 
element with more than three or four tree element voltages. 
Regarding the current inputs, they can be easily realized by 
adding current mirrors and/or current followers at the  
Z-terminal of the CC. 
Expression (2) gives the general terminals relation-
ships of the corresponding ‘extended’ DDCC. It is to be 
noted that if a unique positive and a unique negative input 
voltages are necessary, the corresponding circuit is known 
as a differential voltage CC; a DVCC. For the particular 
case of needing a unique positive input voltage, a classical 
CC can thus be used. 
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Figure 11 depicts the block representation of a multi-
ple voltage input – multiple current output DDCC; 
a MIMO-DDCC. 
 
Fig. 10. The (extended) N-type differential difference voltage 
input stage. 
 
Fig. 11. The circuit symbol of a multiple voltage input – 
multiple current output DDCC. 
Thus, the proposed idea consists of identifying the 
BB-SFGs of the DDCCs (eventually DVCCs / CCs) and 
then constructing the corresponding active circuit by sim-
ply connecting these ABBs and the passive components. 
This is detailed in the following section. 
4. The Synthesized Circuits 
 Circuit #1: 
Figure 12 reproduces the SFG given in Fig. 4 and 
shows that it encompasses two BB-SFGs: one negative 
current output DDCC and one positive second generation 
CC (CCII+). The corresponding block circuit is given in 
Fig. 13. A routine analysis shows that the proposed circuit 
is correct. In order to further show the viability of the pro-
posed circuit, Spice simulations were performed, they are 
shown in Fig. 14. 
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Fig. 12. The serial circuit equivalent SFG encompasses one 
DDCC and one CC. 
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Fig. 13. The active equivalent lossy serial LC circuit (con-
structed on the basis of the SFG of Fig. 12). 
  
Fig. 14. Spice simulation results of the circuit shown in Fig. 13. 
RT = Rd = 1 k, Cd = CC = 1 nF. 
 Circuit #2: 
Figure 15 reproduces the SFG given in Fig. 7 and 
shows that it encompasses four BB-SFGs: one MIMO-
DDCC, one CCII+ and two CCII (identified with 
different colors). The corresponding block circuit is given 
in Fig. 16. A routine analysis shows that the proposed 
circuit is correct. Corresponding Spice simulations are 
shown in Fig. 17. 
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Fig. 17. Spice simulation results (low frequency difference 
between the curves is due to the non zero X-port 
resistance of the CCII). CL1=CL2=1nF, C1=C2=5nF, 
R1=Ra1=Rb1=R2=Ra2=Rb2=1k. 
 Circuit #3: 
A simple investigation of the SFG of Fig. 8 shows 
that the later encompasses one DVCC and one CCII. The 
corresponding constructed circuit is given in Fig. 18, and 
the Spice simulations of Fig. 19 show the viability of the 
proposed circuit. 
 
 
Fig. 15. The SFG of the expanded circuit (of Fig. 5) contains one MIMO-DDCC and three CCs. 
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Fig. 16. The active filter constructed on the basis of the SFG of Fig. 15, according to the identified BB-SFGs. 
 
904 M. FAKHFAKH, M. PIERZCHALA, A NOVEL (DDCC-SFG)-BASED SYSTEMATIC DESIGN TECHNIQUE OF ACTIVE FILTERS  
VIN _+
Y-
X
DDCC
Y+
Z -
X
CCIIY Z -
VLP
VHP
V BP
Y+
R1 R2
C1 C2
 
Fig. 18. The active circuit constructed on the basis of the SFG 
of Fig. 8. 
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Fig. 19. Spice simulations of the active multi-function filter (of 
Fig. 17). R1 = R2 = 1 k, C1 = C2 = 1 nF.  
5. Conclusion 
The available literature offers a wide plethora of 
active filters. Current conveyors (CCs), differential voltage 
current conveyors (DVCCs) and differential difference 
current conveyors (DDCCs) were/are very widely used in 
such design. However, as it was highlighted in the paper, 
in most (or all) cases there is no indication on how these 
filters were synthesized! A lack of systematic, efficient and 
easy synthesis techniques exist. Besides, in most proposed 
networks floating passive components are used, making 
these circuits not adequate for integration. In this paper we 
proposed a novel, versatile, easy and efficient synthesis 
technique of active filters using signal-flow graphs (SFGs). 
We show that the DDCC (and consequently its derivatives, 
i.e. DVCCs and CCs) is a basic building block in such 
approach. We also show that the technique can be easily 
applied to both the RLC-passive basis and the symbolic 
transfer function basis, as well.  
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